module Verismith.Circuit
(
Gate(..)
, Circuit(..)
, CNode(..)
, CEdge(..)
, fromGraph
, generateAST
, rDups
, rDupsCirc
, randomDAG
, genRandomDAG
)
where
import Control.Lens
import Hedgehog (Gen)
import qualified Hedgehog.Gen as Hog
import Verismith.Circuit.Base
import Verismith.Circuit.Gen
import Verismith.Circuit.Random
import Verismith.Verilog.AST
import Verismith.Verilog.Mutate
fromGraph :: Gen ModDecl
fromGraph = do
gr <- rDupsCirc <$> Hog.resize 100 randomDAG
return
$ initMod
. head
$ nestUpTo 5 (generateAST gr)
^.. _Wrapped
. traverse