hsverilog-0.1.0: Synthesizable Verilog DSL supporting for multiple clock and reset
HsVerilog.Verilog
module HsVerilog.Verilog.Internal
module HsVerilog.Verilog.DSL