hsverilog-0.1.0: Synthesizable Verilog DSL supporting for multiple clock and reset
HsVerilog.Library
dff :: Circuit Source
dff8 :: Circuit Source